Vladimir Mandic
|
16ab1e2ae8
|
safer lora unapply
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-06 07:23:31 -05:00 |
|
Vladimir Mandic
|
2934948413
|
lora one more safe cast
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-05 09:04:42 -05:00 |
|
Vladimir Mandic
|
2965045993
|
change offload and upcast defaults
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-05 07:58:55 -05:00 |
|
Disty0
|
6f6ba0b598
|
Merge pull request #3617 from vladmandic/master
Pin ultralytics
|
2024-12-05 11:44:44 +03:00 |
|
Disty0
|
0f714c6339
|
pin ultralytics
|
2024-12-05 11:42:24 +03:00 |
|
Vladimir Mandic
|
ca06002602
|
lora maintain device
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-04 09:25:57 -05:00 |
|
Vladimir Mandic
|
e41d9f52cd
|
add offload warning
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-04 08:47:22 -05:00 |
|
Vladimir Mandic
|
e3f06734d0
|
samplers add custom sigma
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-03 08:52:53 -05:00 |
|
Vladimir Mandic
|
bd192d2991
|
remove tracemalloc
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-02 16:27:22 -05:00 |
|
Vladimir Mandic
|
cfafa2b271
|
Merge branch 'dev' into lora-refactor
|
2024-12-02 11:23:15 -05:00 |
|
Vladimir Mandic
|
4eac263055
|
add bdia sampler
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-02 11:21:39 -05:00 |
|
Vladimir Mandic
|
7e2034c4ff
|
lora add fuse
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-02 10:51:41 -05:00 |
|
Vladimir Mandic
|
f3761032cf
|
cleanup
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-01 17:26:34 -05:00 |
|
Vladimir Mandic
|
106f93f079
|
memory optimizations
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-01 17:13:55 -05:00 |
|
Disty0
|
82eb924486
|
Reduce balanced offload max gpu memory to 0.70
|
2024-12-02 00:29:01 +03:00 |
|
Vladimir Mandic
|
023b13b6cb
|
balanced offload improvements
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-01 15:34:25 -05:00 |
|
Vladimir Mandic
|
507636d0a1
|
lora-refactor
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-12-01 10:54:51 -05:00 |
|
Vladimir Mandic
|
e74c038f64
|
interruptible lora apply
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-30 19:53:10 -05:00 |
|
Disty0
|
4089af7c03
|
Fix NaNs on Intel with Lora + Offloading
|
2024-12-01 03:52:57 +03:00 |
|
Vladimir Mandic
|
c5cd3cb623
|
reinit offoad instance on change
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-30 19:15:50 -05:00 |
|
Vladimir Mandic
|
b7aff134a2
|
add low/high threshold to balanced offload
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-30 19:03:51 -05:00 |
|
Vladimir Mandic
|
22982f3126
|
update stats
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-30 18:10:10 -05:00 |
|
Vladimir Mandic
|
bccb277dcb
|
update lora apply weights and xyz
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-30 17:26:52 -05:00 |
|
Disty0
|
81a95d04cf
|
Skip apply_balanced_offload if not needed
|
2024-11-30 21:12:26 +03:00 |
|
Disty0
|
b55e746fca
|
Improve balanced offload pre forward performance
|
2024-11-30 20:49:57 +03:00 |
|
Vladimir Mandic
|
eee85e5a4e
|
lora refactor in progress
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-30 12:29:58 -05:00 |
|
Disty0
|
6ec93f2d46
|
Disable load lora gpu with medvram too
|
2024-11-30 17:04:35 +03:00 |
|
Vladimir Mandic
|
eacd4e9357
|
add stats
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-30 09:02:47 -05:00 |
|
Vladimir Mandic
|
1e90312982
|
update lora
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-30 08:50:25 -05:00 |
|
Disty0
|
63ba83d361
|
ZLUDA enable Dynamic attention by default
|
2024-11-30 01:15:49 +03:00 |
|
Disty0
|
881fa1183c
|
Fix offload issues with lora
|
2024-11-30 00:16:38 +03:00 |
|
Vladimir Mandic
|
797ad1f20f
|
lora stats
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-29 15:40:23 -05:00 |
|
Disty0
|
e52019104d
|
revert sd_models.py
|
2024-11-29 22:55:15 +03:00 |
|
Disty0
|
9187418358
|
revert networs.py
|
2024-11-29 22:53:17 +03:00 |
|
Disty0
|
39b14a202e
|
Fix sequential offload with lora
|
2024-11-29 22:35:00 +03:00 |
|
Vladimir Mandic
|
493c953d49
|
cleanup
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-29 10:22:47 -05:00 |
|
Vladimir Mandic
|
b6963470a9
|
conditional imports and summary timer
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-29 10:05:06 -05:00 |
|
Vladimir Mandic
|
6aa7a4707e
|
modules.lora full integration
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-29 09:39:38 -05:00 |
|
Vladimir Mandic
|
a635421231
|
lint fixes
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-29 08:01:26 -05:00 |
|
Vladimir Mandic
|
d6c1487f9a
|
Merge branch 'dev' into lora-refactor
|
2024-11-29 07:50:55 -05:00 |
|
Vladimir Mandic
|
b74166f9cb
|
detailer add augment setting
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-29 07:18:07 -05:00 |
|
Disty0
|
75dd6219c6
|
Fix Cascade and add full_vqgan_decode
|
2024-11-28 22:12:25 +03:00 |
|
Vladimir Mandic
|
425f51bb25
|
simplify impaint/sketch canvas handling
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-28 13:28:48 -05:00 |
|
Vladimir Mandic
|
964b4c9e5a
|
euler flowmatch add sigma methods
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-28 13:28:48 -05:00 |
|
Disty0
|
41a63008dc
|
Fix memmon
|
2024-11-28 19:18:41 +03:00 |
|
Vladimir Mandic
|
164ce252dc
|
add sd35 controlnets
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-28 08:46:10 -05:00 |
|
Vladimir Mandic
|
a2dc3670a1
|
model-loader allow absolsute path
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-27 15:36:22 -05:00 |
|
Vladimir Mandic
|
00ebdf3476
|
fix api scripts callbacks
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-27 10:07:37 -05:00 |
|
Vladimir Mandic
|
49e6c1564c
|
add style aligned
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-26 13:13:04 -05:00 |
|
Vladimir Mandic
|
14c8414025
|
update stats and previews
Signed-off-by: Vladimir Mandic <mandic00@live.com>
|
2024-11-25 21:02:46 -05:00 |
|